kWGkXvH8a3Oc8lFKpPteUI3FE7K4kLBf8pjyhzp7dlLL1UeZWh26T1UNkyFk
Current position: Home >> Scientific Research >> Paper Publications

A Low-Power Charge-Domain Bit-Scalable Readout System for Fully-Parallel Computing-in-Memory Accelerators

Hits:

Title of Paper:A Low-Power Charge-Domain Bit-Scalable Readout System for Fully-Parallel Computing-in-Memory Accelerators

Journal:IEEE Transactions on Circuits and Systems II: Express Briefs (TCAS-II)

Translation or Not:No

Date of Publication:2024-06-11

Date:2024-07-11

Prev One:A 28-nm 135.19 Tops/w Bootstrapped-sram Compute-in-memory Accelerator With Layer-wise Precision And Sparsity

Next One:A Low-Power DNN Accelerator with Mean Error Minimized Approximate Signed Multiplier