cxRblZDO4OIkfllGHDjSH3JcdQ2xkt7KQFacYbBPqpunbAGZPzV8wDioj8zX
Current position: Home >> Scientific Research >> Paper Publications

A 28-nm 135.19 Tops/w Bootstrapped-sram Compute-in-memory Accelerator With Layer-wise Precision And Sparsity

Hits:

Title of Paper:A 28-nm 135.19 Tops/w Bootstrapped-sram Compute-in-memory Accelerator With Layer-wise Precision And Sparsity

Journal:IEEE Transactions on Circuits And Systems I-regular Papers

First Author:毛伟

Document Type:J

Translation or Not:No

Date of Publication:2024-11-01

Date:2024-12-30

Prev One:Ferroelectric Reconfigurable Fet Memory on Fully Depleted Silicon-on-insulator Platform

Next One:A Low-Power Charge-Domain Bit-Scalable Readout System for Fully-Parallel Computing-in-Memory Accelerators