PEz5BCJOyIiR20i9Yn0sJhbW9T9OppTxDytb0DosQvkymbOxviF8FPGtW0nt
Current position: Home >> Scientific Research >> Patents

90纳米CMOS工艺下带偏置电路的静电放电箝位电路

Hits:

Title:90纳米CMOS工艺下带偏置电路的静电放电箝位电路

Institution:100900

Teaching and Research Group:1114

Scope of Patent:1

First Author:刘红侠

Application Number:201310280217.8

Number of Inventors:2

Service Invention or Not:No

Application Date:2013-07-04

Date:2018-06-01

Prev One:一种制备基于65nm工艺的冗余掺杂抗辐照MOS场效应管的方法

Next One:基于硅衬底高介电常数的栅介质材料及其制备方法