32eDmLQ286zuyDN92lppoATfNQpdteyNVEDDAqTBuY3igHNfGVyyiyfRz2XS
Current position: Home >> Scientific Research >> Paper Publications

An Energy-Efficient Mixed-Bit CNN Accelerator with Column Parallel Readout for ReRAM-based In-memory Computing

Hits:

Title of Paper:An Energy-Efficient Mixed-Bit CNN Accelerator with Column Parallel Readout for ReRAM-based In-memory Computing

Journal:IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS)

Translation or Not:No

Date of Publication:2022-12-11

Date:2024-07-11

Prev One:A Low-Power Sparse Convolutional Neural Network Accelerator with Pre-Encoding Radix-4 Booth Multiplier

Next One:An Energy-Efficient Mixed-Bitwidth Systolic Accelerator for NAS-Optimized Deep Neural Networks