PmPl5A6Dimfs3f05JN88leknsLi6OZcJHBQYtEjrYAs6Eg0Y0CPfXvwAmHXw
Current position: Home >> Scientific Research >> Paper Publications

An Energy-Efficient Mixed-Bitwidth Systolic Accelerator for NAS-Optimized Deep Neural Networks

Hits:

Title of Paper:An Energy-Efficient Mixed-Bitwidth Systolic Accelerator for NAS-Optimized Deep Neural Networks

Journal:IEEE Transactions on Very Large Scale Integration (VLSI) Systems (TVLSI)

Translation or Not:No

Date of Publication:2022-12-11

Date:2024-07-11

Prev One:An Energy-Efficient Mixed-Bit CNN Accelerator with Column Parallel Readout for ReRAM-based In-memory Computing

Next One:A Fall Detection Network by 2D/3D Spatio-Temporal Joint Models with Tensor Compression on the Edge