VurTJxgJmPvRKT0mEeGl7nYNgkhtQGvcO8XubOEybRQGDwq4Pty9xpgDnTdK
Current position: Home >> Scientific Research >> Patents

面向存算阵列的电荷域可重构列并行加权累加读出电路

Hits:

Title:面向存算阵列的电荷域可重构列并行加权累加读出电路

Service Invention or Not:No

Date:2024-07-11

Prev One:输出动态范围可调的电荷域 SRAM 存算一体阵列系统

Next One:一种基于平面表面等离子激元的慢波结构